

HIGH-DEFINITION MULTIMEDIA INTERFACE



Anticipate ____Accelerate ____Achieve



Contents

-Introduction of HDMI

- What is HDMI?
- TMDS

-HDMI 1.4 Test

- Source Test
- Sink Test
- Cable Test

-HDMI 1.4 Source Test

-HDMI 2.0

-HDMI 2.0 Test

- Source Test
- Sink Test



HDMI

De facto digital interface standard

- HDMI, which stands for High-Definition Multimedia Interface, is the de facto digital interface standard for connecting HD consumer electronics components.
- HDMI enables consumer electronics and PC manufacturers to bring to market innovative and feature-rich products that enhance the quality of a consumer's high-definition experience.





Why HDMI?



AFTER

Equivalent functions Higher performance


BEFORE

DVD Player, Set-top box, & AV Receiver






Plug Technologies



19-pin plug supports:

- 3 TMDS channels
- Clock
- DDC channel
- CEC channel
- +5V power
- Hot plug detect



Plug








Receptacle



Video/Audio

- Three High speed video/audio data channels
 - Data rates up to 10.2Gbps
 - Carries from 24 to 48-bit RGB/YCbCr video components
 - Digital audio and control data
- Clock channel data recovery reference for receiver






Channel Signaling

TMDS

- Transition Minimized Differential Signaling
- Differential low-voltage signaling technology capable of supporting up to 10.2 Gbps total bandwidth






HDMI Physical layer

T.M.D.S.


(Transition Minimized Differential Signaling)

Minimized changing

between 0 and 1




Differential Signal






TMDS




T.M.D.S. Link \rightarrow 3.3V offest Termination, 3.4Gbps Tr(20-80) = 75ps



Signal Characteristic








Signal Characteristic(cont')

- Data Rate : 250 Mbps to 3.4 Gbps
- Pixel Clock Frequency : 25 MHz to 340 MHz
- Rise/Fall Time : < 75 ps (RT/FT=20% to 80%)</p>
- Vswing : 800mV to 1.2V
- T_{bit} : 294 ps to 4 ns
- Vlow (single ended) : AVcc-600mV≤Vlow≤AVcc-400mV
- Vhigh (single ended) : AVcc +/- 10mV



SerDes Structure – TMDS Link




Depend on each of Tx/Rx, allowed Jitter is differ

So, Interoperability test are need between other benders




HDMI Encoder/Decoder overview



Parallel part also be High speed and Multi channels

Display Data Channel (DDC)

Transfer display data using VESA Standard
 EDID – Extended Diplay Identification Data





EDID (Extended Display Identification Data)

Monitor Name	EPI EnVision EN-775e
Monitor ID	EPID775
Model	EN-775e
Manufacture Date Week	26 / 2002
Serial Number	1226764172
Max. Visible Display Size	32 cm x 24 cm (15.7
Picture Aspect Ratio	4:3
Horizontal Frequency	30 - 72 kHz
Vertical Frequency	50 - 160 Hz
Maximum Resolution	1280 x 1024
Gamma	2.20
DPMS Mode Support	Active-Off
Supported Video Modes:	
640 x 480	140 Hz
800 × 600	110 Hz
1024 x 768	85 Hz
1152 x 864	75 Hz
1280 x 1024	65 Hz
Monitor Manufacturer:	Envision, Inc.


Sample EDID information Sent from display



CEC (Consumer Electronic Control)

Optional CEC Channel

- Carries device control function between all connected HDMI A/V devices
- Included v1.2a





CEC (Consumer Electronic Control) (cont'd)


- Bi-directional serial bus
- Optional feature

DVD F	Player	Receiver	
	Turn on	receiver	
Ð	Switch output to display Turn on display Switch to correct input		



Physical Layer Compliance Testing(1.4)

Source Testing





High Speed Electrical (TMDS) Source Test Solution

Required Tests


• Low voltage, rise & fall times, overshoot/undershoot, inter-pair skew, intra-pair skew, clock d uty cycle, clock jitter, data eye diagram

Recommended Test Equipment

- Realtime oscilloscopeDSO/DSA 90000A series 8GHz (DSO90804A) or higher
- Remote Programming Opt. 011 (if used with N5990A Test Automation S/W)
- Probe Amplifier
- 1169A (min. qty. 2, recommended 4)
- SMA Probe Head
- N5380A (recommended) or E2695A; min. qty. 2, recomm. 5
- Compliance SW
- N5399A Upgrade


Agilent Value

- Accurate and repeatable results through lowers noise and probing systems
- Ease of use through Test Automation
 Software





Physical Layer Compliance Testing(1.4) Sink Testing



Sink

- 8-7 : Jitter Tolerance
- 8-5 : Min Differential
 - Swing
- **8-6 : Inter-Pair Skew**
- 8-8 : Differential Impedance


TMDS Sink Test Solution


Required Tests

Receiver stress test including jitter tolerance test

Recommended Test Equipment

• Software Upgrade from HDMI 1.3 solution






Agilent Value

- Automated system calibration
- Linear and accurate jitter modulation
- Independent clock and data jitter
- On-the-fly changes of the jitter mix and voltage levels with Frame Generator software
- Excellent signal performance up to 7G with the ParBERT 7G
- Compliance and characterization Test Automation Software






E4438C 4 GHz

Clock Jitter -itte -

10Base-TLAN

Physical Layer Compliance Testing(1.4) Cable Test



Cable

- **5-3 : TMDS Data Eye Diagram**
- **5-4,5-5 : Inter-pair and intra-pair Skew**
- **5-8 : Diff. Impedance**
- **5-6 : FEXT (Far End Crosstalk)**
- **5-7 : Attenuation**



Cable Test Solution

Required Tests

• TMDS data eye diagram, Intra-pair skew, Inter-pair skew, differential impedance, far-end cro sstalk and Attenuation

86100C

54754A

86112A

Recommended Test Equipment

DCA-J TDR module Dual channel electrical receiver

ENA Series Network Analyzer Test Set, 9 kHz to 8.5 GHz 4-port RF E-Cal module E5071C Option 480 E4431B






Agilent Value

• Characterize HDMI cables quickly and accurately




Source testing consideration





TestID 7-2 : VL




- 1. Pre calibration required on 50ohm termination part as 3.3V(Avcc)
- 2. Accumulating waveform with edge triggering

(In CTS1.4, it required to trigger H-L-L-L or L-H-H-H pattern for VL testing)

- 3. Measuring Histogram's mode value of vertical side(voltage)
- 4. Testing all single-end lines (D0+,D0-, ... CLK+, CLK-)




TestID 7-4 : Transition Time – Tr/Tf





TestID 7-4 : Transition Time – Tr/Tf

Causes of delaying




- Connector/PCB pattern and line width, characteristic of material
- Scope's insufficient bandwidth

(Probe's peaking)

• Low priority, due to loosen spec



TestID 7-6 : Inter-Pair Skew



- 1. With Pattern trigger, TMDS Sync pattern trigger
- 2. Check Sync pattern was acquired between 2 data lines
- 3. Measure acquired all bits' Delta time
- 4. Testing all differential DATA signals (D0, D1, D2)



TestID 7-6 : Inter-Pair Skew


What is Sync pattern?

Encoded Control signal

D1	D0	Sync Pattern [LSB:MSB]
0	0	0010101011
0	1	1101010100
1	0	0010101010
1	1	1101010101

Control signal Assingment


TMDS Channel	D1	D0
0	VSYNC	HSYNC
1	CTL1	CTL0
2	CTL3	CTL2



An example of searching Sync pattern with E2688A HS-SDA software



TestID 7-7 : Intra-Pair Skew





- 1. Triggering on TMDS positive(+) signal's rising edge
- 2. Measuring falling edges TMDS negative(-) signal with histogram
- 3. Testing all differential fairs (D0+/-, D1+/-, D2+/-, CLK+/-)



TestID 7-7 : Intra-Pair Skew

Effects of differential signal pair skew






Waveform Distortion / Common mode noise increase




TestID 7-8 : Clock Duty Cycle



- 1. Triggering TMDS Clock rising edge
- 2. Measuring minimum and maximum duty cycle



TestID 7-9 : Clock Jitter



- 1. Triggering with software CRU's recovered clock
- 2. Measuring histogram at the point of edge(0V±20mV)



TestID 7-8, 7-9 Clock related items




If clock is NOT stable, it will directly effect to DATA



TestID 7-9 : Data Eye Pattern

Clock and Data in HDMI

10 eye patterns of one clock period




•Clock signal is reference of data signal

•During 1 clock period, 10 TMDS unique eyes are exist

We can't guess signal quality with one eye like other application




Eye diagram with original method



Measure only first bit's eye diagram of 10 bits, Impossible to do TIE measurement




Eye diagram with multiplied clock method



Enabling measure all bit's eye diagram, TIE measurement




Multiplied eye diagram



Eye Diagram and Jitter measurement



TestID 7-9 : Data Eye Pattern



- 1. Align mask's X-axis(time) and Y-axis(volt)
- 2. Locate mask at OV as center of Mask
- 3. Moving mask to left side until left edge of mask hit the signal
- 4. Check other point doesn't hit the signal



HDMI 2.0


Objectives of 2.0

- → Increase the TMDS data rate to 6 Gbps
- → Add Dual View mode
- \rightarrow Add a Direct Attach mode
- \rightarrow Add a Status Control and Data Channel (SCDC)
 - \rightarrow Scrambling for EMI/RFI reduction
- →Add protocol testing for 4:2:0 4k2k 50/60 Hz (2.97 Gbps)
- \rightarrow Add some protocol layer enhancements (3D, etc)

There are two specifications and two organizations in HDMI.
 For HDMI 2.0: HDMI Forum with more that 80 member companies
 For HDMI1.4: HDMI.org led by 7 companies



HDMI Physical Interface





Physical Layer Test Details

- HDMI 2.0 includes a 3.4 Gbps to 6 Gbps data rate band specification. The new HDMI 2.0 Tx tests are called HF1-xx (Rx: HF2-xx) The HDMI 1.4b Tx tests are TMDS 7-xx (Rx: 8-xx).
- ➢ For source testing, both sets of tests are selectable at the same time.


- Fixture De Embedding may be required. To be determined
- Channel Embedding required on a TP1 acquisition=>TP2
- HDMI 2.0 Equalization construct provided=>TP2EQ.
- Additional channel skew of 112ps added to each side of the differential pair.

hese Functions are for the Oscilloscope to do in math



Physical Layer Compliance Testing(2.0)


Source Testing



HF1-8 : Eye Diagram




Software Worst Case Cable Emulator for Tx Tests



With permission from Panasonic




Tx Clock Jitter Measurement





Tx Data Eye Measurement





Equalization in HDMI

Equalization is stipulated to follow the relation below for freq response. Phase of equalizer must be manifest to yield causal filter with this response





Figure 6-2: Reference Cable Equalizer for 3.4 Gbps < $R_{bit} \le 6$ Gbps


$$\begin{aligned} e^{A^*\omega^N} & (\omega < \omega_0) \\ |H(j\omega)| &= e^{-B^*(\omega - 1.2^*\omega_0)^2 + C} & (\omega_0 < \omega < 1.4^*\omega_0) \\ e^{-D^*\omega + E} & (1.4^*\omega_0 < \omega) \end{aligned}$$

Where
$$N = 0.7$$
$$\omega_0 = 2\pi * 2.5 GHz$$
$$A = 9.7E - 8$$
$$B = \frac{7}{4} * A^* \omega_0^{-1.3}$$
$$C = 1.07 * A^* \omega_0^{0.7}$$
$$D = 0.7 * A^* \omega_0^{0.7}$$
$$E = 1.98 * A^* \omega_0^{0.7}$$





HDMI Tx App Tour: Entry Screen






HDMI 2.0 Pixel Clock <165MHz

ĺ	Device Definition Setup	
Device	Device Under Test(DUT) DUT Timing Selection Device Indentifier Device Name	
internation	Transmitter Image: Comments Comments Image: Comments Image: Comments Image: Comments I	Testplan Creation From: -CDF -Stored template
Timings to Test	Resolution Timing To Test Pixel Clock <= 165MHz	-PC LAN -Manual automatic EDID
Create/Store	Image: Timing 1 640 X 400p @ 60 Hz, 24 bpp 23.2 Info Remove □ Timing 2 720 x 480p @ 60 Hz, 24 bpp 27.027 Info Remove □ Timing 31 1920 x 1080p @ 50 Hz, 24 bpp 148.5 Info Remove □ Timing 34 1920 x 1080p @ 30 Hz, 0 bpp 74.25 Info Remove □ Timing 60 1280 x 720p @ 24 Hz, 0 bpp 30.870144 Info Remove □ Timing 60 1280 x 720p @ 30 Hz, 0 bpp 38.58768 1 1 1	control is possible.
Testplan	Image: Clear Timing Flan Add Custom Timing Save Template Set As Default Plan Delete Default Templat	THE PLACE AND




HDMI Tx App Tour: Entry Screen





Connection Setup



Probe Head and Fixture selection

Number and type of connection. Differential Vs Single ended. 4 probe/1 data lane is 4 SE channel connections 4 probe/3 data lanes is 4 Diff connections 2 Probe/1 data lane is 2 Diff connections or 2 SE connections



Probe/Channel Assignments

Connection Setup	Da m.			
	C	hannel Selection Lane B - Channel4	_	
			ane A-	I
			Lane B + Channel2	I
		Lane A + Channel1	T	I
	L	ane definition:		11
	Differential Test	Single-Ended Test	Inter-Pair Skew Test	
Lane A+	Clock +	Clock +	Data A+	
Lane A-	Clock -	Clock -	Data A-	
Lane B+	Data +	Data +	Data B+	
Lane B-	Data -	Data -	Data B-	
	Bac	k Nex	d Finish	

This is a 4 channel/1 Data lane connection In this configuration you can connect: -clock+ /clock - for


single ended testing of the clock lane differential testing of the clock

-data+/data-

single ended testing of the data lane differential testing of the data lane -dataA+/dataA- & dataB+/dataB- for: interpair skew testing.



Entry Screen after completing setups







Transfer Function Generation


Required for the mathematical processes required in the specification:

- \checkmark embedding a cable
- $\checkmark\,$ de-embedding a fixture
- ✓ applying equalization
- ✓ skew setting
- ✓ transition time converter filtering
- ✓ The N5399C allows user to create arbitrary transfer functions






Transfer Function Generation





Physical Layer Compliance Testing(2.0) Sink Testing




Sink

- **HF2-1**: Min/Max Differential Swing
- **HF2-2**: Intra-Pair Skew
- **HF2-3 :** Jitter Tolerance
- **HF2-6 :** 2160p 24-bit Color Depth
- **HF2-7**: 2160p Deep Color
- **HF2-8**: 2160p 3D
- **HF2-23 :** YCBCR 4:2:0
- HF2-24 : YCBCR 4:2:0 Deep Color
- **HF2-36 :** Non-2160p 24-bit Color
- **HF2-37**: Non-2160p Deep Color



Rx Test Setup with M8190A AWG Overview




- 5-slot AXIe chassis with embedded controller and two M8190A modules
 - 4 differential channels
- Triple output power supply and frequency counter
- Socilloscope for calibration and intra pair skew test (and Tx tests)
- No hardware cable emulators, no TTCs
 - Fewer manual re-connections, better reliability

Smaller and more affordable setup compared to ParBERT/E4887A

- ParBERT still better suited for characterization since jitter can be easily changed on-the-fly



HDMI 1.4b Legacy Testing Test Accessories for M8190A AWG





N5990A Automation Software – HDMI 2.0 Rx Test **Compliance Tests and Product Characterization**

Image: Station Seguencer Help Image: Station Seguencer Help </th <th>AWG: Opt. 151 Last 4 weeks</th>	AWG: Opt. 151 Last 4 weeks
 HF Data Jitter Calibration TP2 skew 3840x2160p24Hz48; 11/19/2013 1:20:10 PM HF Data Jitter Calibration TP2 +skew3840x2160p24Hz48; 11/19/2013 12:52:19 PM E4887A - TMDS Sig. Gen. H HDMI 1.4 H HDMI 2.0 D HF2-1: Differential Swing All Channels 2.6 V D HF2-2: Intra-Pair Skew Data 0.2.8 Vicm D HF2-2: Intra-Pair Skew Data 0.3.3 Vicm D HF2-3: Jitter Tolerance 3840x2160p24Hz48 Jitter on Clock 3.1 V -skew D HF 2-3: Jitter Tolerance 3840x2160p24Hz48 Jitter on Clock 3.5 V -skew D HF 2-3: Jitter Tolerance 3840x2160p24Hz48 Jitter on Clock 3.5 V +skew D HF2-2: Pixel Decoding YCbCr 4:2:0 D HF2-3: Video Timing 2160p 30 D HF2-3: Video Timing 2160p 30 D HF2-3: Video Timing 2160p 20 	Configure Product Product Product Number: Product Type: Sink Port Name: Description: Test User Name: Unknown User
ID HF2-36: Video Timing non 2160p 24bit ID HF2-38: Video Timing non 2160p 3D Expert Mode ID HF2-38: Video Timing non 2160p 3D Expert Mode ID Differential Swing Clock Channel III Seventy Message Progress Opening offline connection to ParBERT Clock System at 192.168.0.108:DSRA Progress Opening offline connection to ParBERT Clock System at 192.168.0.108:DSRB Progress Opening offline connection to E363xA at TCPIP0::192.168.0.108:DSRB Progress Opening offline connection to 88x_Series at 192.168.0.108:DSRB Progress Opening offline connection to 88x_Series at 192.168.0.108:DSRB Progress Opening offline connection to N5998A at Unknown III Info N5990A Test Automation Software Platform startup complete! III	97: 3840x2160p @ 60 Hz 36 bit xvYCbCr 4:4:4 ITU-R601 full range 98: 4096x2160p @ 24 Hz 36 bit xvYCbCr 4:1 iIU range 99: 4096x2160p @ 25 Hz 48 bit AdobeRGB full range 100: 4096x2160p @ 30 Hz CDF VCbCr 4:2 of TUL R709 full range V 102: 4096x2160p @ 60 Hz CDF VCbCr 4:2 of TUL R709 full range V 102: 4096x2160p @ 60 Hz VCbCr 4:2 of TUL R709 full range × (CEA Format Codes) Automotive Receiver 3D Test Fixture Type: N1080H04 BER Reader: DVI Mode Select all CEA modes BER Reader: Totalphase Aardvark< OK



N5990A Automation Software – HDMI 1.4b Rx Test Compliance Tests and Product Characterization


5 N59904	A Test Automa	tion Softwa	re Platfor	m				-		-			All of the local division in which the local division in the local					×
	tation Segu	-	-											-				
Þ	-				4												All Results	
onfigure L	OUT Load S		Abort			Propertie	Log Li	ist				_						
		Calibration Da tter Calibratio					-20-21 DI	4				*	₽₽₽↓					
		ter (on clock)							AM				ID 8-7: Jitter Tolerance 1920x1	080p60Hz	24 Jitter only on (Clock		
	= -	ter (on data)											Offline		True			
		tter Calibratio											Video Mode		16: 1920x1080p @	9 60 Hz		
		tter Calibratio							3 2:28:24 P	PM			Color Depth		24 bit			
	- 🔲 🖲 Clock Ji	tter Calibratio	n TP2 192	0x1080p	60Hz24	2nd Cable	Emulator;	5/7/2013	3 2:30:53 P	PM			Color Space		RGB full range			
				ta Jitter o	on Data)	1920x1080	60Hz24,	2nd Cable	le Emulator,	r; 5/7/2013	3 2:33:23 PM		Use Color Bar pattern		False			
÷	NOT M8190A - T	MDS Sig. Ge	en.										Use Swing Calibration		False			
ė.	- END HDMI 1	.4											Keep the signals after test?		False			
	NOT ID 8	3-5: Differenti	al Swing Al	l Channe	els 3.3 V							Ξ	Desired Skew Accuracy		100 m TBit			
		3-5: Differenti			els 3 V								Differential Swing Clock Jitter Margin		800 m.V D TBit			
		3-6: Intra-Pair											Data Jitter Margin	-	DTBit			
		3-6: Intra-Pair											Margin Search		None			
	- KON	3-6: Intra-Pair											Initial Margin Step Size		100 m TBit			
	- KON	3-6: Intra-Pair											Margin Accuracy		10 m TBit			
		3-7: Jitter Tole											Cable Emulator		Cat 2			
		3-7: Jitter Tole													0012			
		3-7: Jitter Tole											Procedure Error Case Behavior	F	Proceed With Next	Procedure		
		3-7: Jitter Tole				Jitter on Cla	ck and Da	ata, 2nd C	Cable Emul	llator			Procedure Failed Case Behavior	F	Proceed With Next	Procedure		
		3-15: Charact 3-19: Pixel En	er Synchro	nization	lest								Repetitions	(D			
		3-19: Fixer En 3-20: Video Fi	coding He	quiremer	11.5													
		3-20: Video P 3-22: Audio Ji		ig														
		3-22: Addio 3 3-24: Interope		DVI														
		3-24: Interope 3-31: AVI Infa			- vtended	Colorimetry	Content]	Tune and	Selectable		nt Range							
			in raine sup	porting t	Atended	colonineuy.	Content	урс апа	1 Delectable		inc. Nange							
	NOT Expert I																	
	NOT Diff	erential Swing	Dia Clock Ch	annel														
		erential Swind																
	NOT Diff	erential Swing											Repetitions					
		c Inter-Pair S	kew Data0									_						
-		1. D. C	N 1 1								F.							
verity	Message															Date		
ogress	Opening offline	e connection	to M8190/	at TCP	IP0::192	168.0.135	nislip6::IN	STR								12/18/2	2013 11:14:3	7 AN
gress	Opening offline						-										2013 11:14:3	
ogress	Opening offline																2013 11:14:3	
ogress	Opening offline																2013 11:14:3	
oaress	Opening offline		_														2013 11:14:3	
0	N5990A Test					plete!											2013 11:14:3	
																.20/1		
				_	_							_			r			_
dy vi																Not Runnin	g HDMISt	atic



legacy tests,

mandatory

HDMI 2.0 N5990A "ValiFrame" Rx Tests Test Automation Software – Connection Diagram Examples





THANK YOU

