



DATA SHEET

M7030 DDR/LPDDR Protocol Analyzer

M SERIES



Table of Contents

Introduction	3
Overview	3
Key Features	3
Key Benefits	3
Analyzer Concept	4
Feature Description	5
Capture DDR/LPDDR Signals	5
High Level Analysis	6
Clock Flexibility	10
Custom Triggers	12
Specifications	13

Introduction

OVERVIEW

The M7030 DDR/LPDDR Protocol Analyzer is a high-sampling-rate logic and protocol analysis solution for advanced memory debug, validation, and compliance testing. With sampling rates up to 80 GS/s, support for DUT transfer rates up to 20,000 MT/s, and visibility into up to 36 command/address and data signals, the M7030 Analyzer captures complete read/write activity across a full memory channel. High-impedance active probing and dedicated integrated-tip interposers provide deep protocol and electrical insight into DDR, LPDDR, HBM, and GDDR systems without disturbing live memory operation.

KEY FEATURES

- High-speed logic and protocol analysis with sampling rates up to 80 GS/s.
- DUT transfer-rate support up to 20,000 MT/s.
- Complete command/address and data capture across up to 36 single-ended receiver channels.
- High-level protocol decoding that converts DDR/LPDDR logic waveforms into human-readable commands.
- Timing parameter measurements with automatic, specification-based violation flagging.
- Clock-aware capture that tracks clock frequency changes and continues seamlessly through clock-stop events.
- Command-based capture triggers.
- DDR/LPDDR truth-table commands such as ACT1, CAS, MPC, and custom commands.
- Training-free operation using live voltage and phase compensation.
- 24 Gbytes of on-board memory with advanced filtering for long trace captures.
- Active probing and dedicated integrated-tip interposers for high-bandwidth measurement with simplified de-embedding.

KEY BENEFITS

- Debug memory systems faster by turning complex DDR/LPDDR waveforms into readable command and timing views.
- Validate live memory traffic without disturbing communication between the controller and memory device.
- Capture complete read/write transactions by observing command/address and data activity in parallel.

- Analyze dynamic memory behavior through clock changes, clock stops, and low-power transitions.
- Support longer debug scenarios with deep on-board memory and advanced filtering.
- Correlate electrical and protocol behavior using the same interposers and RSH active-probe technology.
- Scale analysis across DDR, LPDDR, HBM, and GDDR applications.
- Improve signal integrity during probing through high-impedance active probes, shielded cables, and dedicated interposers.
- Reduce setup complexity with integrated-tip interposer options and interchangeable RSH adapters.

ANALYZER CONCEPT

DDR/LPDDR Link *Sniffer*

The M7030 Analyzer provides non-intrusive visibility into live memory traffic by operating as a link sniffer between the memory controller and the DRAM device. Because the analyzer is neither a source nor a sink, the controller and memory continue normal communication while the analyzer observes and captures protocol activity.




Figure 1: Connection Diagram

Feature Description

CAPTURE DDR/LPDDR SIGNALS

Aligned Parallel Capture

The M7030 Analyzer captures aligned logic signals across command and data channels, supporting up to 36 independent channels. This parallel capture capability gives engineers a coherent view of DDR/LPDDR bus activity and provides the foundation for accurate protocol decoding and timing analysis.




Figure 2: Captured Logic Signals of an LPDDR5 Command Bus

HIGH LEVEL ANALYSIS

Command Decoding

Captured logic signals are automatically interpreted into DDR/LPDDR commands, allowing engineers to move from raw bus activity to meaningful protocol-level information. Decoded command views simplify debug, reduce manual interpretation, and accelerate root-cause analysis.




Figure 3: Logic Signals to LPDDR Commands

Captured Trace Organization

Using Pinetree™, the protocol analyzer viewer presents decoded DDR/LPDDR commands in a structured, navigable interface. Engineers can review captured bus activity at a higher level of abstraction, making it easier to identify command flow, transactions, and areas requiring closer inspection.





Figure 4: Protocol Analyzer Viewer

Command Timing Analysis

The M7030 Analyzer computes and validates command-specific timing parameters against protocol requirements. Timings that violate the specifications can be quickly identified through search and highlighting, helping engineers isolate subtle issues such as insufficient command spacing or incorrect timing relationships.



Measured timings for a write command are shown above. The timing relative to the "PRE" command is slightly too short, according to the LPDDR specification.


Figure 5: Measured Timings

Command Sequence Validation

In addition to timing checks, the M7030 Analyzer can validate command sequencing to help confirm correct DDR/LPDDR protocol behavior. This capability supports faster verification of memory-controller operation and helps identify protocol-level errors that may be difficult to detect from waveforms alone.


Mode Register Decoding

Mode register transmissions are decoded into readable fields for easier review. Register-specific decoding allows engineers to inspect configuration values directly without having to cross-check with the original JEDEC specifications, reducing the effort required to interpret opcodes and mode register contents manually.



Addr	Bit	Entry	Val	Detail
12h	2:0	WCK_ODT	011b	RZQ/3
12h	3	WCK_FM	1b	High frequency mode
12h	4	WCK_ON	1b	WCK Always On Mode enabled
12h	5	RFU	0b	
12h	6	WCK2CK_LEVELING	0b	
12h	7	CKR	0b	4:1 ratio

Figure 6: Decoding of Mode Register 12h



Command #2: Details

Name: MRW2
 Rank: 0
 Bits:
 R CS CA23456
 R 10 0001000
 F 00 1000001

Go to waveform

Argument	Value
OP	41

Command #2: Mode register

Addr	Bit	Entry	Val	Detail
10h	1:0	FSP_WR	01b	Frequency-Set-Point [1]
10h	3:2	FSP_OP	00b	Frequency-Set-Point [0] (default)
10h	5:4	CBT	00b	Normal Operation (default)
10h	6	VRCG	1b	VREF Fast Response (high current) mode
10h	7	CBT_PHASE	0b	DQ outputs CA latched by CK rising edge (default)

In this example, Opcode 41h was decoded in 5 separate entries, specific to address 10h.

Figure 7: Decoding of Mode Register 10h

CLOCK FLEXIBILITY

Clock Frequency Change Handling

The M7030 Analyzer is designed to handle rapid clock frequency changes without relying on synchronization to a controller-provided clock. Instantaneous frequency changes are tracked and reflected in the command and signal views, enabling reliable analysis across dynamic memory operating modes.




Figure 8: Clock Changes Shown in Commands Tab




Figure 9: Clock Change as Observed in the Logic Signals

Clock Stop Tolerance

The M7030 Analyzer tolerates prolonged clock stoppage during memory power-down or low-power operation. Because the analyzer is not synchronized to the controller clock, it can continue tracking capture context across clock-stop events and report the duration of the stoppage in the timestamp data.




Figure 10: Long Clock Stoppage During Memory Power Down

Low-Power Debug Support

By supporting clock changes and clock stoppage, the analyzer is well suited for debugging modern DDR/LPDDR systems that use aggressive power-management states. Engineers can analyze protocol behavior before, during, and after low-power transitions without losing capture continuity.

CUSTOM TRIGGERS

Custom Trigger Definition

The M7030 Analyzer enables targeted live traffic capture using custom trigger conditions based on rank, Cycle0, and Cycle1 parameters. By matching the target memory rank and cycle-based command values, the analyzer can trigger acquisition on specific protocol conditions during memory-bus operation.




Figure 11: Custom Trigger Definition in the GUI

Specifications

This section describes the key electrical, performance, interface, triggering, environmental, and protocol capabilities of the M7030 Analyzer. Use these specifications to verify system compatibility, supported DUT signaling requirements, operating conditions, and protocol analysis capabilities before configuring or operating the hardware.

NOTE

Unless otherwise noted, all specifications apply under normal operating conditions. Specifications are subject to change without prior notice.

Table 1: General Specifications

PARAMETER	VALUE	UNITS	DESCRIPTION AND CONDITIONS
Application / Protocol			
Logic Capture	Arbitrary		The M7030 Analyzer can capture logic waveforms from any protocol as long as the signaling levels are within the receiver specifications.
Automatic Protocol Decode	DDR5 LPDDR5 LPDDR6		
Automatic Timing Analysis	DDR5 LPDDR5 LPDDR6		
Protocol-Based Triggering	DDR5 LPDDR5 LPDDR6		

Table 1: General Specifications (continued)

PARAMETER	VALUE	UNITS	DESCRIPTION AND CONDITIONS
Ports			
Number of Channels	36		Supports single-ended and differential signals under test.
Connections to PC for Pinetree Control	1		USB-C
Power and Environmental Conditions			
AC Input Voltage	120-240	V	
Maximum Power Dissipation	700	W	
Minimum Ambient Temperature	5	°C	
Maximum Ambient Temperature	35	°C	

Table 2: Sampling Rates and DUT Data Rates

PARAMETER	VALUE	UNITS	DESCRIPTION AND CONDITIONS
Maximum Sampling Rate	80	GS/s	
Minimum DUT Data Rate	80	Mbps	
Maximum DUT Data Rate	20,000	Mbps	
DUT Frequency Resolution	Arbitrary		The analyzer can track any frequency with a timing resolution of 12.5 ps.

Table 3: Receiver Characteristics

PARAMETER	VALUE	UNITS	DESCRIPTION AND CONDITIONS
Input Coupling			
Input Port Connection	DC Coupled		
Input Impedance	50	Ohm	
Voltage Specifications			
Minimum $ V_{ID} $	90	mV	At the SMPM connector
Maximum $ V_{ID} $	1400	mV	At the SMPM connector
Minimum Programmable Reference Voltage	0	mV	This is typically automatically trained in the analyzer. Software overrides exist for manually setting it.
Maximum Programmable Reference Voltage	1300	mV	This is typically automatically trained in the analyzer. Software overrides exist for manually setting it.
Timing Generator Performance			
Timing Resolution	0.78	ps	
Differential Non-Linearity Error	+/- 0.5	LSB	
Integral Non-Linearity Error	+/- 5	ps	
Range	Unlimited		

Table 4: Pattern and Protocol Features

PARAMETER	VALUE	UNITS	DESCRIPTION AND CONDITIONS
General Pattern Architecture			
Total Memory Depth	24	Gbyte	
Memory Depth per Channel	667	Mbyte	Each channel gets an equal amount of storage.
Deselect Filtering	Available		Long durations of DES periods can be automatically filtered to save on pattern storage.
Capture Filtering	Available		The analyzer can be programmed to capture only certain types of commands, thus saving on pattern storage.
Protocol and Trigger Architecture			
Internal Trigger Conditions	Immediate Command Custom 1-Cycle Custom 2-Cycle		Based on DDR5, LPDDR5, and LPDDR6 protocols.
External Trigger Conditions	GPIO	2	Trigger Input/Flag Output

Table 5: Trigger and Flag Voltage Characteristics

PARAMETER	VALUE	UNITS	DESCRIPTION AND CONDITIONS
Voltage			
Voltage Level	1.8	V	All GPIOs operate at 1.8 V LVCMOS
V _{IL} Minimum	-0.2	V	

Table 5: Trigger and Flag Voltage Characteristics (continued)

PARAMETER	VALUE	UNITS	DESCRIPTION AND CONDITIONS
V_{IL} Maximum	0.6	V	
V_{IHL} Minimum	1.2	V	
V_{IH} Maximum	2.0	V	
V_{OL} Maximum	0.45	V	
V_{OH} Maximum	1.35	V	



REVISION NUMBER	HISTORY	DATE
1.0	Document Release.	May 7, 2026
1.1	Minor edits to Pinetree section. Removed CSI-2 and MIPI references. Other formatting changes.	May 11, 2026

The information in this document is subject to change without notice and should not be construed as a commitment by Introspect Technology. While reasonable precautions have been taken, Introspect Technology assumes no responsibility for any errors that may appear in this document.