Quick Menu 문의요청 프로모션 교육정보 블로그 키사이트제품

| DDR Memory Interfaces

home 제품 정보 Introspect 제품 DDR Memory Interfaces

SV7C-PAM3 12-Channel, PAM3 Bit Error Rate Tester

  • Highly Integrated BERT for GDDR7, USB4, and Other Interfaces

| Benefits

  • Parallel: With increasing crosstalk issues, a truly parallel system allows for the most comprehensive “stress test” that is possible.
  • Protocol-aware: Train the links and test them using the same product and without requiring special test modes.
  • Automated: Scripting capability is ideal for debug tasks, firmware verification, and full‐fledged production screening of devices and system modules.

| Features

The SV7C-PAM3 is an ultra-portable bit error rate tester (BERT) for high-speed interfaces that operate with PAM3 signaling. Featuring 12 separate pattern generators with per-pin control over voltage, timing, and jitter, this product is ideal for receiver stress testing activities. Similarly, its native PAM3 error detectors enable loopback testing, long-term bit error rate testing, and PAM3 eye diagram analysis. Coupled with Introspect’s seamless, easy-to-use development environment, Pinetree, this tool enables product engineers with widely varying skill sets to efficiently work with and develop PAM3 products.

Typical Application: Pattern Generators for Stressed Eye Testing

| 자료실

제    목 파일 다운로드
[동영상] SV5C-DPRXCPRX: High-Performance Combo MIPI D-PHY and C-PHY Analyzer AVI
[동영상] SV5C-DPTXCPTX Combo MIPI D-PHY/C-PHY Generator AVI
[Introspect] MIPI D-PHY/C-PHY 솔루션을 소개해 드립니다. PDF
[제품 사양서] SV6E-X 제품 사양서 PDF
DDR5 DIMM 메모리의 기능테스트(Functional Test) 방법을 소개합니다. PDF
DDR SPD Hub Device 검증방법 알아보기 PDF
[소개자료] High Speed Digital 솔루션의 강자 Introspect를 소개합니다. PDF